TAMU Homepage TAMU Libraries Homepage TAMU Digital Library Homepage

Clock Distribution Network Optimization by Sequential Quadratic Programing

Show simple item record

dc.contributor.advisor Hu, Jiang en_US
dc.creator Mekala, Venkata en_US
dc.date.accessioned 2010-07-15T00:16:28Z en_US
dc.date.accessioned 2010-07-23T21:47:14Z
dc.date.available 2010-07-15T00:16:28Z en_US
dc.date.available 2010-07-23T21:47:14Z
dc.date.created 2010-05 en_US
dc.date.issued 2010-07-14 en_US
dc.date.submitted May 2010 en_US
dc.identifier.uri http://hdl.handle.net/1969.1/ETD-TAMU-2010-05-7753 en_US
dc.description.abstract Clock mesh is widely used in microprocessor designs for achieving low clock skew and high process variation tolerance. Clock mesh optimization is a very diffcult problem to solve because it has a highly connected structure and requires accurate delay models which are computationally expensive. Existing methods on clock network optimization are either restricted to clock trees, which are easy to be separated into smaller problems, or naive heuristics based on crude delay models. A clock mesh sizing algorithm, which is aimed to minimize total mesh wire area with consideration of clock skew constraints, has been proposed in this research work. This algorithm is a systematic solution search through rigorous Sequential Quadratic Programming (SQP). The SQP is guided by an efficient adjoint sensitivity analysis which has near-SPICE(Simulation Program for Integrated Circuits Emphasis)-level accuracy and faster-than-SPICE speed. Experimental results on various benchmark circuits indicate that this algorithm leads to substantial wire area reduction while maintaining low clock skew in the clock mesh. The reduction in mesh area achieved is about 33%. en_US
dc.format.mimetype application/pdf en_US
dc.language.iso eng en_US
dc.subject Optimization en_US
dc.subject Clock Distribution Network en_US
dc.subject Sequential Quadratic Programming en_US
dc.title Clock Distribution Network Optimization by Sequential Quadratic Programing en_US
dc.type Book en
dc.type Thesis en
thesis.degree.department Electrical and Computer Engineering en_US
thesis.degree.discipline Computer Engineering en_US
thesis.degree.grantor Texas A&M University en_US
thesis.degree.name Master of Science en_US
thesis.degree.level Masters en_US
dc.contributor.committeeMember Friesen, Donald en_US
dc.contributor.committeeMember Li, Peng en_US
dc.type.genre Electronic Thesis en_US
dc.type.material text en_US


Files in this item

Files Size Format View
MEKALA-THESIS.pdf 2.278Mb PDF View/Open

This item appears in the following Collection(s)

Show simple item record

 
-