Built-In Self Test (BIST) for Realistic Delay Defects
| Title: | Built-In Self Test (BIST) for Realistic Delay Defects |
| Author: | Tamilarasan, Karthik Prabhu |
| Abstract: | Testing of delay defects is necessary in deep submicron (DSM) technologies. High coverage delay tests produced by automatic test pattern generation (ATPG) can be applied during wafer and package tests, but are difficult to apply during the board test, due to limited chip access. Delay testing at the board level is increasingly important to diagnose failures caused by supply noise or temperature in the board environment. An alternative to ATPG is the built-in self test (BIST). In combination with the insertion of test points, BIST is able to achieve high coverage of stuck-at and transition faults. The quality of BIST patterns on small delay defects is an open question. In this work we analyze the application of BIST to small delay defects using resistive short and open models in order to estimate the coverage and correlate the coverage to traditional delay fault models. |
| Subject: |
Delay test
small delay defects weighted random pattern generation |
| URI: | http://hdl.handle.net/1969.1/ETD-TAMU-2010-12-8923 |
| Date: | 2010-12 |
Citation
(2010).
Built-In Self Test (BIST) for Realistic Delay Defects.
Master's thesis,
Texas A&M University. Available electronically from
http : / /hdl .handle .net /1969 .1 /ETD -TAMU -2010 -12 -8923.
Files in this item
| Files | Size | Format | View |
|---|---|---|---|
| TAMILARASAN-THESIS.pdf | 2.221Mb |
View/ |
This item appears in the following Collection(s)
-
Electronic Theses, Dissertations, and Records of Study (2002-present) [10425]
Electronic Theses, Dissertations, and Records of Study Collection
Browse
